




**Fig. 1**



Second, RX, diff.	6	9	7
First, TX, diff.	5	8	6
Error	1	1	1
Cumulative Error	1	2	3

Fig. 2




Fig. 3: UDP Timing Packet




Fig. 7: Video Packet




Fig. 8: Combined Packet




Fig. 9: UDP Frame Timing Packet




Fig. 4: Frequency Locking System

4/6




Fig. 5: Clock Difference Circuit




Fig. 6: Accumulator

5/6




Fig. 11




Fig. 10




Fig. 12




Fig. 13